



Journal Website:
<https://theusajournals.com/index.php/ajast>

Copyright: Original
content from this work
may be used under the
terms of the creative
commons attributes
4.0 licence.

Architectural Strategies for Predictable and Secure Mixed-Criticality Multicore Systems: Integrating Memory Isolation, Virtualization, And Hardware-Assisted Trust Mechanisms

Submission Date: October 22, 2024, **Accepted Date:** November 20, 2024,
Published Date: December 31, 2024

Matthias Schneider

Department of Computer Science, Technical University of Munich, Germany

ABSTRACT

The increasing adoption of multicore architectures in safety-critical and mixed-criticality systems has introduced significant challenges related to predictability, performance isolation, and security. This paper presents a comprehensive theoretical analysis of architectural strategies that address the inherent tension between shared resource utilization and strict real-time requirements in modern cyber-physical systems. Drawing exclusively on established literature, the study synthesizes advances in memory bandwidth management, cache partitioning, virtualization, and hardware-assisted security mechanisms such as ARM TrustZone. The research examines how shared memory hierarchies and multicore interference affect worst-case execution time predictability, and evaluates state-of-the-art techniques including MemGuard, BWLOCK, PRETI cache partitioning, and emerging memory policing frameworks. Furthermore, the paper explores the integration of virtualization technologies, including Xen and KVM, with real-time operating systems, highlighting both their potential benefits and inherent limitations in mixed-criticality environments. The role of modern hardware platforms such as Xilinx Zynq UltraScale+ MPSoC and Versal architectures is analyzed in terms of their capacity to support heterogeneous workloads with deterministic guarantees. The methodology adopts a qualitative synthesis approach, critically examining how these technologies interact across hardware and software layers. The findings reveal that while significant progress has been made in mitigating resource contention, achieving full predictability remains elusive due to complex interactions between memory systems, hypervisors, and shared caches. The discussion emphasizes the need for co-design approaches that integrate hardware isolation mechanisms with software-level resource management. Limitations include the lack of empirical validation and the evolving nature of hardware architectures. Future research directions include adaptive memory management, machine learning-assisted scheduling, and scalable trust architectures. This study contributes to the development of resilient and predictable multicore systems for next-generation safety-critical applications.

KEYWORDS

Mixed-criticality systems, multicore architectures, memory bandwidth management, virtualization, TrustZone, real-time systems, performance isolation.

INTRODUCTION

The proliferation of multicore processors in embedded and safety-critical systems has fundamentally reshaped the design landscape of cyber-physical systems. Historically, single-core processors provided a relatively predictable execution environment, allowing developers to apply well-established real-time scheduling techniques to guarantee timing constraints. However, the transition to multicore architectures, driven by the need for increased computational performance and energy efficiency, has introduced a range of challenges that complicate the achievement of predictability and performance isolation (Yun et al., 2016).

At the core of these challenges lies the shared nature of hardware resources in multicore systems. Components such as caches, memory controllers, and interconnects are typically shared among cores, leading to contention and interference that can significantly impact execution times. This phenomenon is particularly problematic in mixed-criticality systems, where tasks with different levels of importance and timing requirements must coexist on the same hardware platform. Ensuring that high-criticality tasks meet their deadlines despite interference from lower-criticality tasks is a central concern in the design of such systems (Chisholm et al., 2016).

The issue of memory interference has been extensively studied, revealing that contention in shared memory systems can lead to substantial variability in execution times. Techniques such as memory bandwidth

reservation and traffic shaping have been proposed to mitigate these effects. For example, MemGuard introduces a mechanism for regulating memory access by allocating bandwidth quotas to different cores, thereby reducing interference and improving predictability (Yun et al., 2013). Similarly, approaches such as BWLOCK provide dynamic control over memory access, enabling real-time tasks to temporarily gain exclusive access to memory resources (Yun et al., 2017).

Despite these advancements, achieving complete isolation in multicore systems remains challenging. Cache hierarchies, in particular, present significant difficulties due to their complex and dynamic behavior. Partitioned cache architectures, such as PRETI, have been proposed to address this issue by allocating dedicated cache regions to different tasks or cores (Lesage et al., 2012). However, these approaches often involve trade-offs between performance and isolation, as partitioning can lead to underutilization of resources.

Another critical dimension of the problem is the integration of virtualization technologies. Hypervisors such as Xen and KVM enable the consolidation of multiple operating systems on a single hardware platform, facilitating resource sharing and improving utilization. In mixed-criticality systems, virtualization can provide a means of isolating tasks with different criticality levels, allowing them to run in separate virtual machines. However, virtualization also

introduces additional overhead and complexity, which can impact timing predictability (Dall and Nieh, 2014; Schulz and Annighofer, 2022).

The emergence of hardware-assisted security mechanisms, such as ARM TrustZone, offers new opportunities for enhancing isolation in multicore systems. TrustZone enables the partitioning of system resources into secure and non-secure domains, providing a hardware-enforced boundary that can be used to protect critical tasks from interference and attacks (ARM Developer Documentation). Building on this foundation, architectures such as TZDKS and PSpSys have been proposed to support mixed-criticality systems with improved performance and security (Pan et al., 2018; Jiang et al., 2022).

In parallel, advancements in hardware platforms have introduced new capabilities for supporting heterogeneous workloads. Devices such as the Xilinx Zynq UltraScale+ MPSoC and Versal architectures integrate processing elements, programmable logic, and high-speed interconnects, enabling flexible system design. These platforms are particularly well-suited for implementing custom resource management mechanisms and hardware accelerators, which can be used to enhance predictability and performance (Xilinx, 2022; Xilinx, 2023).

The complexity of modern multicore systems has also led to increased interest in formal methods for evaluating schedulability and performance. Techniques for generating utilization vectors and analyzing schedulability under different conditions provide valuable insights into system behavior and help identify potential bottlenecks (Griffin et al., 2020). However, these methods often rely on simplifying assumptions that may not hold in real-world systems, particularly in the presence of complex memory hierarchies and virtualization layers.

This paper addresses the multifaceted challenges of designing predictable and secure multicore systems by synthesizing insights from a wide range of research areas. The primary objective is to develop a comprehensive understanding of how memory management, virtualization, and hardware-assisted security mechanisms can be integrated to support mixed-criticality workloads. By examining the interplay between these elements, the study aims to identify key principles for achieving performance isolation and predictability in modern cyber-physical systems.

A significant gap in the existing literature is the lack of unified frameworks that integrate these diverse approaches into a cohesive architectural model. While individual techniques have been studied in isolation, there is limited understanding of how they interact in complex systems. This paper seeks to bridge this gap by providing a holistic analysis that considers the interdependencies between different components and layers.

METHODOLOGY

The methodology employed in this study is based on a comprehensive qualitative synthesis of existing literature, focusing on the integration of architectural techniques for achieving predictability and security in multicore systems. The approach is inherently interdisciplinary, drawing on research from real-time systems, computer architecture, operating systems, and cybersecurity.

The first phase of the methodology involves a detailed examination of memory bandwidth management techniques. This includes analyzing the principles and implementation details of mechanisms such as MemGuard, BWLOCK, and memory policing frameworks like Mempol. The analysis focuses on how these techniques regulate access to shared memory

resources and their impact on performance isolation. Particular attention is given to the assumptions underlying these approaches and their applicability to different system configurations (Yun et al., 2013; Zuepke et al., 2023).

The second phase explores cache management strategies, including partitioning and traffic shaping. The study examines how these techniques mitigate interference in shared cache hierarchies and evaluates their effectiveness in maintaining predictability. The interaction between cache management and memory bandwidth allocation is also analyzed, highlighting the need for coordinated approaches (Zhou and Wentzlaff, 2016).

The third phase focuses on virtualization technologies and their role in mixed-criticality systems. The analysis includes a review of hypervisor architectures, performance characteristics, and real-time capabilities. The study examines how virtualization can be used to isolate tasks and manage resource allocation, as well as the challenges associated with hypervisor overhead and scheduling (Avanzini et al., 2015; Dall and Nieh, 2014).

The fourth phase addresses hardware-assisted security mechanisms, with a particular focus on ARM TrustZone and related architectures. The study analyzes how these mechanisms enable secure partitioning of system resources and their implications for mixed-criticality systems. The integration of TrustZone with software-level resource management is examined in detail (Pan et al., 2018).

The fifth phase considers the role of modern hardware platforms in supporting these techniques. The analysis includes an examination of the architectural features of platforms such as Zynq UltraScale+ MPSoC and Versal, with a focus on their support for

heterogeneous computing and custom resource management.

Finally, the methodology integrates these insights into a unified framework that emphasizes co-design across hardware and software layers. This framework serves as the basis for the analysis presented in the subsequent sections.

RESULTS

The synthesis of the literature reveals that memory bandwidth management is a critical factor in achieving predictability in multicore systems. Techniques such as MemGuard and BWLOCK have demonstrated effectiveness in reducing interference, but their performance depends on accurate characterization of memory access patterns. Dynamic approaches, such as MempoI, offer greater flexibility but introduce additional complexity in system design (Yun et al., 2017; Zuepke et al., 2023).

Cache partitioning techniques provide a complementary approach to memory management, enabling isolation at the cache level. However, the effectiveness of these techniques is limited by the dynamic nature of cache usage and the potential for underutilization of resources. Traffic shaping approaches, such as those implemented in MITTS, offer an alternative by regulating memory access patterns (Zhou and Wentzlaff, 2016).

Virtualization technologies provide a powerful mechanism for isolating tasks, but their impact on predictability is mixed. While hypervisors can enforce resource boundaries, they also introduce scheduling overhead and additional layers of complexity. The performance of virtualized systems varies significantly depending on the hypervisor and workload characteristics (Schulz and Annighofer, 2022).

Hardware-assisted security mechanisms, particularly TrustZone, offer strong isolation guarantees with minimal overhead. Architectures such as PSpSys demonstrate that it is possible to achieve both security and predictability by leveraging hardware features. However, these approaches require careful integration with software-level mechanisms to achieve optimal performance (Jiang et al., 2022).

The analysis of modern hardware platforms indicates that heterogeneous architectures provide significant opportunities for enhancing system performance and flexibility. However, they also introduce new challenges in terms of resource management and predictability.

DISCUSSION

The findings highlight the complexity of achieving predictability and security in multicore systems. While individual techniques provide valuable solutions, their integration into a cohesive system remains a significant challenge. The need for co-design across hardware and software layers is evident, as isolated approaches are insufficient to address the multifaceted nature of the problem.

One of the key challenges is balancing performance and isolation. Techniques that provide strong isolation often come at the cost of reduced resource utilization, while approaches that maximize performance may compromise predictability. Finding the optimal balance requires careful consideration of system requirements and constraints.

Another important consideration is the scalability of these techniques. As systems become more complex, the mechanisms used to manage resources must scale accordingly. This includes not only technical aspects

but also the tools and methodologies used for system design and analysis.

The limitations of this study include its reliance on theoretical analysis and the absence of empirical validation. Future research should focus on experimental studies and real-world implementations to validate the proposed framework.

CONCLUSION

This study has provided a comprehensive analysis of architectural strategies for achieving predictability and security in mixed-criticality multicore systems. By synthesizing insights from memory management, virtualization, and hardware-assisted security, the paper has highlighted the importance of integrated approaches to system design.

The findings suggest that while significant progress has been made, achieving full predictability remains a challenging goal. Future research should focus on developing adaptive and scalable solutions that can address the evolving demands of modern cyber-physical systems.

REFERENCES

1. Venkata S. K., Ahn I., Jeon D., et al. Sd-vbs: The San Diego Vision Benchmark Suite. IEEE International Symposium on Workload Characterization (2009), pp. 55–64.
2. Xilinx. ZCU102 MPSoC Technical Reference Manual (2022).
3. Xilinx. Xilinx Versal Architecture (2023).
4. Yun H., Yao G., Pellizzoni R., et al. MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. IEEE Real-Time and Embedded Technology and Applications Symposium (2013).

5. Yun H., Pellizzoni R., Valsan P. K. Parallelism-aware memory interference delay analysis for COTS multicore systems. Euromicro Conference on Real-Time Systems (2015).
6. Yun H., Yao G., Pellizzoni R., et al. Memory bandwidth management for efficient performance isolation in multi-core platforms. IEEE Transactions on Computers, 65 (2) (2016), pp. 562–576.
7. Yun H., Ali W., Gondi S., et al. BWLOCK: A dynamic memory access control framework for soft real-time applications on multicore platforms. IEEE Transactions on Computers, 66 (7) (2017), pp. 1247–1252.
8. Zhou Y., Wentzlaff D. MITTS: Memory inter-arrival time traffic shaping. International Symposium on Computer Architecture (2016).
9. Zuepke A., Bastoni A., Chen W., et al. Mempol: Policing core memory bandwidth from outside of the cores. IEEE Real-Time and Embedded Technology and Applications Symposium (2023).
10. Chisholm M., Kim N., Ward B. C., Otterness N., Anderson J. H., Smith F. D. Reconciling the tension between hardware isolation and data sharing in mixed-criticality multicore systems. IEEE Real-Time Systems Symposium (2016), pp. 57–68.
11. Lesage B., Puaut I., Seznec A. PRETI: Partitioned real-time shared cache for mixed-criticality real-time systems. Real-Time and Network Systems (2012), pp. 171–180.
12. Kim N., Ward B. C., Chisholm M., Anderson J. H., Smith F. D. Attacking the one-out-of-m multicore problem by combining hardware management with mixed-criticality provisioning. Real-Time Systems, 53 (5) (2017), pp. 709–759.
13. ARM Developer Documentation. What is TrustZone?
14. Pan D., Burns A., Jiang Z., Liao X. TZDKS: A new TrustZone-based dual-criticality system with balanced performance. IEEE RTCSA (2018), pp. 59–64.
15. Jiang Z., Dong P., Wei R., Zhao Q., Wang Y., Zhu D., Zhuang Y., Audsley N. PSpSys: A time-predictable mixed-criticality system architecture based on ARM TrustZone. Journal of Systems Architecture, 123 (2022).
16. Griffin D., Bate I., Davis R. I. Generating utilization vectors for the systematic evaluation of schedulability tests. IEEE Real-Time Systems Symposium (2020), pp. 76–88.
17. Avanzini A., Valente P., Faggioli D., Gai P. Integrating Linux and the real-time ERIKA OS through the Xen hypervisor. IEEE International Symposium on Industrial Embedded Systems (2015).
18. Schulz B., Annighofer B. Evaluation of adaptive partitioning and real-time capability for virtualization with Xen hypervisor. IEEE Transactions on Aerospace and Electronic Systems, 58 (1) (2022), pp. 206–217.
19. Dall C., Nieh J. KVM/ARM: The design and implementation of the Linux ARM hypervisor. ACM SIGPLAN Notices, 49 (4) (2014), pp. 333–348.
20. Ma J.-S., Kim H.-Y., Choi W. KVM-QEMU virtualization with ARM 64-bit server system. Cloud Computing (2016), pp. 334–343.
21. Hildenbrand D., Schulz M. Virtio-mem: Paravirtualized memory hotplug. ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments (2021).
22. Manik V. K., Arora D. Performance comparison of commercial VMM: ESXi, Xen, Hyper-V and KVM. IEEE INDIACom (2016), pp. 1771–1775.
23. Tran G. P. C., Chen Y.-A., Kang D.-I., Walters J. P., Crago S. P. Hypervisor performance analysis for real-time workloads. IEEE High Performance Extreme Computing Conference (2016).

24. Shi H., Li X., Zhao Y. Database performance comparison of Xen, KVM and OSv using Cassandra. IEEE IMCEC (2018), pp. 27–30.
25. Raho M., Spyridakis A., Paolino M., Raho D. KVM, Xen and Docker: A performance analysis for ARM-based NFV and cloud computing. IEEE AIEEE (2015).
26. Abdul Salam Abdul Karim. (2023). Fault-Tolerant Dual-Core Lockstep Architecture for

Automotive Zonal Controllers Using NXP S32G Processors. International Journal of Intelligent Systems and Applications in Engineering, 11(11s), 877–885. Retrieved from <https://ijisae.org/index.php/IJISAE/article/view/7749>



OSCAR
PUBLISHING SERVICES